




Working Version of Pipelined Diagram:

1) When Reads and Writes occur in register file and memory relative to the pipeline stages.

Instruction Fetch

Read: the instruction memory (IMEM) is read using PC then fetch instruction passed to next stage

Write: written to PC reg to fetch next instruction in the cycle


3-stage Datapath: Memory relative in data path

ALU-stage: DMEM & IMEM are in sync

IS/EX: Decode instruction, read registers, generate imm., and execute ALU operations

Mem/WB: Mem/WB:

- Access DMEM (load/store) and write back to register file



Checkpoint 2:

Control and Status Register (CSR)

some state that is stored independent of the register file and the memory

2¹² possible CSR addresses

(tohost = 0x51E)

register is monitored by the test harness, and simulation ends when a value is written to register

output → 1 success

> 1 gives clues to location of failure

Misaligned Addresses

ignore the misaligned bits (set them to zero) by using address bits 31:2 (MemoryLSI.v)

Files needing edits:

Riscv1.v, riscv-test-harness.v, MemoryLSI.v,

Components to Implement Via Stages

Stage 1) Instruction Fetch

Implement (control & status reg read/write) (control & status reg read/write immediate)

csr_w tohost, t2 → (short for csr_w X0, csr, rs1) csr = 0x51E

csr_wi tohost, 1 → (short for csr_wi X0, csr, zimm) csr = 0x51E

csr_w: writes a value from register 't2' and writes it into register tohost which has address 0x51E used by the test harness to check if the processor is working correctly


31	20	19	15	14	12	11	7	6	0
csr	rs1	funct3	rd	opcode					
12	5	3	5	7					
source/dest	source	CSRRW	dest	SYSTEM					
source/dest	zimm[4:0]	CSRRWI	dest	SYSTEM					

Rest

Need Input Reset Signal → for testbench

file SRC/const.vh

reset should start PC address 0x2000, the begin executing instructions



Implement Reg IMEM

input to IMEM is another register PC counter which is mux from ALU output and PC + 4

IMEM/DMEM are Synchronous



reads/writes happen on the rising edge of the clk

ALU(A, B, ALUop, Out)


calling the module

ALU(A(), B(), ALUop(), Out())

#pipeline rd_addr



each icache uses ready/valid interface





data transfer happens when both conditions are met (agreement protocol)

* not branching correctly @ test4

one x14, x7, x294 < fwi>

error in

is_branch=0, branch_taken=0, branch_decision=0




```
asic-project-sp25-pineapple-slices > tests > asm > add.dump
375 24a4: 02300193    li x3,35
376 24a8: 04711263    bne x2,x7,24ec <fail>
377
378 000024ac <test_36>:
379 24ac: 02000093    li x1,32
380 24b0: 00000133    add x2,x1,x0
381 24b4: 02000393    li x7,32
382 24b8: 02400193    li x3,36
383 24bc: 02711863    bne x2,x7,24ec <fail>
384
385 000024c0 <test_37>:
386 24c0: 000000b3    add x1,x0,x0
387 24c4: 00000393    li x7,0
388 24c8: 02500193    li x3,37
389 24cc: 02709063    bne x1,x7,24ec <fail>
390
391 000024d0 <test_38>:
392 24d0: 01000093    li x1,16
393 24d4: 01e00113    li x2,30
394 24d8: 00208033    add x0,x1,x2
395 24dc: 00000393    li x7,0
396 24e0: 02600193    li x3,38
397 24e4: 02701163    bne x0,x7,24ec <fail>
```

Instruction Fetch

Instruction Decode/Execute

Memory/Write Back



at 2020 li of 1
does not happen